Langsung ke konten utama
Kembali ke Lowongan

Host and Network IO FPGA Engineer

Bangun arsitektur IO FPGA untuk sistem AI skala besar

Kamu akan mengembangkan jalur IO lengkap antara sistem server terdistribusi hingga ke chip AI khusus Cerebras. Mengoptimalkan bandwidth dan latensi, mengurangi congestion, dan bekerja sama dengan berbagai tim untuk memastikan performa optimal pada cluster AI besar.

Kenapa Menarik?

Bekerja dengan perusahaan yang memiliki teknologi AI terdepan dan kolaborasi dengan OpenAI.

Tanggung Jawab Utama

  • Membangun arsitektur dan desain IO dari chassis hingga wafer
  • Memperbaiki RTL saat ini, mengimplementasikan desain FPGA generasi berikutnya, dan mendefinisikan arsitektur IO masa depan
  • Membuat bitstreams yang siap produksi untuk deploy di cluster besar yang menjalankan layanan inference pelanggan
  • Bekerja sama dengan tim DV untuk mencegah bug dan memudahkan debug
  • Mengoptimalkan bandwidth dan latensi di jalur data FPGA dan semua antarmuka IO
  • Mengintegrasikan teknologi dan protokol jaringan terdepan

Persyaratan

  • Pengalaman dalam pengembangan FPGA
  • Kemampuan dalam desain dan optimasi IO
  • Pemahaman mendalam tentang protokol RDMA dan RoCE v2

Skills Wajib

fpgaionetworkaihardwarearchitecture

Konteks Indonesia

Overlap Jam Kerja:
Fleksibel — atur jam kerjamu sendiri
Lihat selisih gaji remote (USD) vs lokal →
Lihat Deskripsi Asli dari Ashby Job Boards

Deskripsi asli dari Ashby Job Boards

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Cerebras works with the leading model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership https://openai.com/index/cerebras-partnership/ with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. ABOUT THE ROLE The Host and Network IO Team develops the full IO path implementation between a distributed system of server nodes, through the cluster, down to the custom RoCE network stack implemented in Cerebras' system, and over the proprietary IOs onto the WSE. As an FPGA developer on the team, you will own the in-chassis IO subsystem consisting of i) several cluster-facing RoCE v2 network interfaces via a custom implementation of the RDMA protocol; ii) a large programmable switching fabric; and iii) Serial IO communication with the Cerebras WSE via a proprietary protocol. You will interface between AI application-level IO teams, cluster architecture teams, and embedded software teams to develop solutions that optimize bandwidth and latency while minimizing congestion, pauses, pause spreading, unfairness, etc. The scope of work spans multiple generations of hardware products from improvements to presently deployed hardware, implementation of upcoming systems, and design/architecting of future next-gen architectures. RESPONSIBILITIES - Lead full chassis-to-wafer IO architecture and design - Improve current RTL, implement next-gen FPGA design, define future IO architectures - Produce production-ready bitstreams for deployment into large clusters running customer inference services - Work with DV team to prevent bug slips and simplify debug - Optimize bandwidth/latency over FPGA datapath and all IO interfaces - Interface with board team facilitating and executing board bringup - Drive network performance debug of large AI clusters - Integrate leading edge networking technologies and protocols - Lead cross-functional technical projects spanning multiple teams and integrating diverse software and hardware components to deliver an improved network IO solution. - Foster clear and effective communication across teams and stakeholders. SKILLS & QUALIFICATIONS - 5+ years industry experience generating production FPGA solutions, OR Master's/PhD in Computer or Electrical Engineering + 3 years industry experience, - Proficiency in Verilog development in Git based repo - Highly productive with FPGA placement & routing, timing closure, simulation, debug, and other FPGA tools/workflows - Network protocol familiarity (TCP, RoCE) and network debug tools such as Wireshark - Knowledge of network switch environments or willingness to learn (Arista, Juniper, etc.). - AI-augmented development environment Why Join Cerebras People who are serious about software make their own hardware. At Cerebras, we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection point in our business. Members of our team tell us there are five main reasons they joined Cerebras: 1. Build a breakthrough AI platform beyond the constraints of the GPU. 2. Publish and open source their cutting-edge AI research. 3. Work on one of the fastest AI supercomputers in the world. 4. Enjoy job stability with startup vitality. 5. Our simple, non-corporate work culture that respects individual beliefs. Find out more about what it's like to work at Cerebras here https://www.cerebras.ai/join-us! Apply today and become part of the forefront of groundbreaking advancements in AI! Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer. We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them. This website or its third-party tools process personal data. For more details, click here https://www.cerebras.net/privacy/ to review our CCPA disclosure notice.

Konteks Gaji

Posisi Engineering serupa di LokerDollar dibayar sekitar $160k/yr (kisaran $1.8k–999.999k/yr, dari 623 listing aktif).

Perekrutan di Cerebras

Cerebras punya 13 lowongan aktif lain di LokerDollar dan telah merekrut di sini sejak 23 Jun 2026 — di kategori Engineering.

Lihat semua lowongan Cerebras →

Pemberi kerja tidak menyatakan keterbukaan lokasi — cek langsung lowongannya

Perusahaan
Cerebras
Sumber
Ashby Job Boards
Tipe Pekerjaan
full time
Lokasi
Sunnyvale, USA · Remote
Kategori
Level
senior
DipostingFreshBaru & terverifikasi
6 Agu 2026

Bagikan lowongan ini

Bantu temanmu nemu kerja remote berikutnya.

Pertanyaan yang sering diajukan

Apakah Host and Network IO FPGA Engineer di Cerebras bisa dikerjakan remote?
Posisi ini berlokasi di Remote. Detail remote/onsite ada di deskripsi lowongan.
Jenis pekerjaan apa Host and Network IO FPGA Engineer di Cerebras?
Posisi ini adalah pekerjaan full time.
Bagaimana cara melamar?
Klik tombol "Lamar" pada halaman ini untuk menuju halaman aplikasi resmi Cerebras.

Jelajahi lebih lanjut

Data & laporan pasar

Riset gaji & permintaan skill dari data lowongan kami sendiri.

Dari blog kami