Langsung ke konten utama
Kembali ke Lowongan

Design Verification Engineer

Verifikasi desain ASIC untuk peranti AI yang efisien

Sebagai Design Verification Engineer di Normal, Anda akan memverifikasi ASIC yang didasarkan pada fisika untuk memastikan kualitas AI. Anda akan mengelola lingkungan testbench, asersi, dan penutupan fungsional, serta bekerja sama dengan tim ML dan produk untuk menentukan standar verifikasi. Beberapa kali, Anda juga akan mendukung pelaksanaan pelanggan.

Kenapa Menarik?

Dapatkan kesempatan untuk memverifikasi ASIC berbasis termodinamika, yang berbeda dari apa pun yang pernah diverifikasi sebelumnya.

Tanggung Jawab Utama

  • Mengelola verifikasi desain untuk ASIC internal Normal
  • Menguji lingkungan testbench, asersi, dan penutupan fungsional
  • Menguji kolateral verifikasi yang dihasilkan oleh AI
  • Menyetujui standar kualitas data verifikasi
  • Mendukung pelaksanaan pelanggan bersama tim yang terdepan

Persyaratan

  • Pengalaman dalam verifikasi desain ASIC
  • Kemampuan mengelola lingkungan testbench dan asersi
  • Pengalaman bekerja dengan tim ML dan produk
  • Kemampuan menyetujui standar kualitas data verifikasi
  • Pengalaman mendukung pelaksanaan pelanggan

Skills Wajib

asic-verificationtestbenchassertionsaidata-quality
Lihat Deskripsi Asli dari Ashby Job Boards

Deskripsi asli dari Ashby Job Boards

ABOUT NORMAL COMPUTING Normal Computing builds silicon that turns thermal noise from an obstacle into a computational resource. Conventional chips spend most of their energy forcing determinism onto physics; ours compute with it. Stochastic, in-memory, asynchronous: the result is 10-100× more AI inference per dollar, per watt. We co-design the full stack: AI-native EDA systems in production with the world's largest semiconductor companies, and the advanced ASICs they make possible. Backed by $85M+ from the world's leading deep-tech investors and built by scientists, engineers, and operators from the labs that built modern computing. Normal works as one team across New York, Silicon Valley, London, Copenhagen, and Seoul. We hire people who want the hardest version of their craft, across every discipline, at every seniority. THE ROLE As a Design Verification Engineer at Normal, you will verify our own physics-inspired ASICs on the road to tapeout, and set the quality bar for what our AI learns: reviewing generated verification collateral and shaping the standards our models train against. From time to time, you may also be tapped to support a customer deployment alongside our forward-deployed team, where your verification credibility helps our AI platform land inside real DV flows. The through-line is your DV expertise, applied to silicon that computes differently than anything you've verified before, and to the AI that is changing how verification gets done. This is a seat for a verification engineer who wants their craft to compound rather than repeat. WHAT YOU WILL OWN - Thermodynamic ASIC Verification: Own design verification for Normal's internal silicon: testbench environments, assertions, and coverage from design documents through functional coverage and closure, supporting the program to tapeout. - AI Product Refinement: Review AI-generated verification collateral to shape product strategy and tool usability in collaboration with the ML and product teams. - Data Quality Bar: Set the quality standard for verification training data: define rubrics, curate golden examples, and partner with our Data team, who own the pipelines, so our models learn from verification artifacts a real DV engineer would sign off on. - Deployment Support: When needed, support customer engagements alongside our forward-deployed team: validating AI-generated collateral against real customer specifications and lending DV credibility to deployments. - Tooling: Set up and evaluate EDA tools, ensuring usability and effective deployment on shared computing resources internally and in customer environments. WHAT MAKES YOU A GREAT FIT - 5+ years of experience in digital verification at a major semiconductor or EDA tool company - Advanced proficiency in SystemVerilog, UVM methodology, and EDA verification tools (vManager, Xcelium, Jasper), with strong Python or Perl scripting - Proven expertise in end-to-end design verification, including test plan creation, stimulus generation, and feature extraction - Willingness to occasionally support customer-facing deployment work, including some travel - Excellent written and spoken communication skills: you can hold the room with a customer's verification lead as credibly as you hold a debug session BONUS POINTS - Experience in a customer-facing, field-application, or forward-deployed engineering role at a semiconductor or EDA company - Hands-on use of LLMs or agentic tools in verification workflows - Exposure to analog, mixed-signal, or unconventional compute verification Equal Employment Opportunity Statement Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status. Accessibility Accommodations Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com. Privacy Notice By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Privacy Policy.

Konteks Gaji

Posisi Design serupa di LokerDollar dibayar sekitar $165k/yr (kisaran $7.2k–280k/yr, dari 95 listing aktif).

Perekrutan di Normal

Normal punya 15 lowongan aktif lain di LokerDollar dan telah merekrut di sini sejak 3 Agu 2026 — di kategori Design, Data & Analytics, Engineering.

Lihat semua lowongan Normal →

Pemberi kerja tidak menyatakan keterbukaan lokasi — cek langsung lowongannya

Perusahaan
Normal
Perkiraan gaji
$140k–170k/yr
Berdasarkan lowongan serupa — bukan angka dari perusahaan
Tipe Lowongan
full time
Lokasi
null · Remote
Kategori
Level
unspecified
DipostingCek ulang sumbernya
15 Jul 2026

Bagikan lowongan ini

Bantu temanmu nemu kerja remote berikutnya.

Pertanyaan yang sering diajukan

Apakah Design Verification Engineer di Normal bisa dikerjakan remote?
Posisi ini berlokasi di Remote. Detail remote/onsite ada di deskripsi lowongan.
Jenis pekerjaan apa Design Verification Engineer di Normal?
Posisi ini adalah pekerjaan full time.
Bagaimana cara melamar?
Klik tombol "Lamar" pada halaman ini untuk menuju halaman aplikasi resmi Normal.

Jelajahi lebih lanjut

Data & laporan pasar

Riset gaji & permintaan skill dari data lowongan kami sendiri.

Dari blog kami